

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/922,046	08/03/2001		Nai-Shung Chang	JCLA6385	7558
7590 03/10/2004			EXAMINER		
J.C. Patents		•	VO, TIM T		
4 Venture, Suite 250 Irvine, CA 92618			ART UNIT	PAPER NUMBER	
				2112	1 /
				DATE MAILED: 03/10/2004	, 4

Please find below and/or attached an Office communication concerning this application or proceeding.

•		Application	n No.	icant(s)			
		09/922,046	6	CHANG, NAI-SHUNG			
	Office Action Summary	Examiner		Art Unit			
		Tim T. Vo		2112			
Period fo	The MAILING DATE of this communic or Reply	ation appears on the	cover sheet with the c	orrespondence address			
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FO MAILING DATE OF THIS COMMUNIC nsions of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this communication of the reply specified above is less than thirty (30) period for reply is specified above, the maximum stature to reply within the set or extended period for	ATION. 37 CFR 1.136(a). In no ever nication. days, a reply within the statut tory period will apply and will till, by statute, cause the applic	ort, however, may a reply be time ory minimum of thirty (30) days expire SIX (6) MONTHS from the tion to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status	•						
1)⊠	Responsive to communication(s) filed	on <u>03 August 2001</u> .					
2a) <u></u> ☐	This action is <b>FINAL</b> . 2b	o) This action is no	n-final.				
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims						
5)□ 6)⊠ 7)□	Claim(s) 1-15 is/are pending in the application.  4a) Of the above claim(s) is/are withdrawn from consideration.  Claim(s) is/are allowed.  Claim(s) 1-15 is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction and/or election requirement.						
Applicat	ion Papers						
10)⊠	The specification is objected to by the The drawing(s) filed on <u>03 August 200</u> Applicant may not request that any object Replacement drawing sheet(s) including to The oath or declaration is objected to	<u>01</u> is/are: a)⊠ accep ion to the drawing(s) be the correction is require	e held in abeyance. Send if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).			
Priority	under 35 U.S.C. § 119						
<ul> <li>12)  Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a)  All b)  Some * c) None of:</li> <li>1.  Certified copies of the priority documents have been received.</li> <li>2.  Certified copies of the priority documents have been received in Application No</li> <li>3.  Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>							
Attachmer				(070, 440)			
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PT	·O-948)	4) Interview Summary Paper No(s)/Mail D				
3) 🔲 Infor	mation Disclosure Statement(s) (PTO-1449 or F er No(s)/Mail Date			Patent Application (PTO-152)			



Art Unit: 2112

#### Part III DETAILED ACTION

## Notice to Applicant(s)

This application has been examined. Claims 1-15 are pending.

### Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-15 are rejected under 35 U.S.C. § **102**(**b**) as being anticipated by Horan et al. patent number 5,892,964.

As for claim 1, Horan teaches an extended bus structure, comprising:

a first accelerated graphics port bus (see figure 4a, AGP bus 302 and column 12 line 66 to column 13 line 10);

a first extended bus for expanding the first accelerated graphics port bus (see figure 4a, AGP bus 304 and column 12 line 66 to column 13 line 10);

a first bridge coupled to the first accelerated graphics port bus and the first extended bus for converting mutually and compatibly signal and data between the first accelerated graphics port bus and first extended bus (see figure 4a, core logic 104, coupling to the first AGP bus 302 and the first extended AGP bus 304. Column 9 line 65 to column 10 line 4, Horan teaches the core logic chip is a bridge. Further, column

Application/Control Number: 09/922,046

Art Unit: 2112

12 line 66 to column 13 line 35, Horan teaches the bridge 104 buses 302, 304 are compatible to each other for data transfer between each other (column 4 line 66 to column 5 line 2).

As for claims 2, 10 and 13, Horan teaches the first bridge comprising a main accelerated graphics controller coupled to the first accelerated graphics bus compatibility receiving and transmitting data and signal thereof (see figure 3, bridge 104, receiving and transmitting data and signals to buses 302, 304);

a first extended bus controller coupled to the first extended bus for compatibility receiving and transmitting data and signal thereof (see figure 3, bus controller AGP 216 receiving and transmitting data to APG bus 304); and

a flow controller coupled to the main accelerated graphics port controller and the first extended bus controller for arbitrating and controlling flow direction of data and signal of the main accelerated graphics port controller and the first extended bus controller (see figure 3, AGP controller 210b, arbiter 216 and column 13 lines 8-10).

As for claims 3, 6 Horan teaches a second accelerated graphics port bus coupled to the first bridge to expand the first accelerated graphics port bus, wherein data and signal of the first and second accelerated graphics port buses are mutually and compatibility converted by the first bridge (see figure 3, AGP controller 210a, arbiter 216 and column 13 lines 8-10).

As for claims 4, 7, 11 and 14, Horan teaches a main accelerated graphics port controller coupled to the first accelerated graphic port bus for compatibility receiving and transmitting data and signal thereof (see figure 3, main controller 218a);

Application/Control Number: 09/922,046

Art Unit: 2112

first extended bus controller for arbitrating and controlling flow direction of data and signal of the main accelerated graphics port controller and the first extended bus controller (see figure 3, AGP controller 210b, arbiter 216 and column 13 lines 8-10).

an extended accelerated graphics port controller coupled to the second accelerated graphics port bus for compatibility receiving and transmitting data and signal of the second accelerated graphics port bus (see figure 3, the bus on the left of bus 211, this bus provides connection to other AGP controller);

a flow controller coupled to the main accelerated graphics port controller, the extended accelerated graphic port controller, and the first extended bus controller for arbitrating and controlling flow direction of data and signal of the main accelerated graphics port controller, the extended accelerated graphics port controller, and the first extended bus controller (see figure 3, AGP controllers 210a,b, arbiter 216).

As for claims 5, 12 and 15, Horan teaches a second extended bus to expand the second accelerated graphics port bus (see figure 3, PCI bus); and a second bridge coupled to the second accelerated graphic ports bus and the second extended bus for converting mutually and compatibility data and signal of the second accelerated graphics port bus and the second extended bus (see figure 3, PCI bridge).

As for claims 8-9, Horan teaches a control chip set coupled to the first accelerated graphics port bus, a peripheral coupled to the first extended bus (see figure 3).

#### Conclusion

Application/Control Number: 09/922,046

Art Unit: 2112

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tim T. Vo whose telephone number is 703-308-5862. The examiner can normally be reached on 7:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 703-305-4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Tim T. Vo

Primary Examiner

Art Unit 2112

3/7/04